Computation on an Intel Xeon Phi (aka Knights Landing or KNL) Platform
Saturday, September 23, 2017 — 8:00AM - 5:00PM
This workshop introduces participants to computing on the newest platform within the DOE Facilities. The NERSC Cori system, named for American biochemist Gerty Cori, is comprised of both the Intel Xeon “Haswell” and Xeon Phi “Knight’s Landing” compute nodes and a Cray Data Warp burst buffer. Participants will learn about the Knight’s Landing processor, its capabilities, its computing environment, the slurm batch system, and the storage environment as part of the introduction. Next, they will then learn and practice with the new memory hierarchy, how to leverage different CPU cache levels and memory allocation to jobs. In the afternoon, they will learn how to use the new burst buffer and optimize codes on this new platform. Be one of the early group of researchers to experience computing on the Intel Xeon Phi platform.
This workshop will be presented by staff from the National Energy Research Scientific Computing Center at Lawrence Berkeley National Laboratory
Requirements: Participants must have a working log on to Cori at least 30 days prior to the workshop event. You will be given instructions on how to get an account. You should have some experience in programming, should have been able to write new code or edit an existing one. You should have some experience is submitting jobs to a batch system and receiving output.
8:00 a.m. - 9:45 a.m. - Introduction to the KNL platform - provider: TBD, NERSC, Lawrence Berkeley National Lab
This hands-on tutorial will start with an overview of a KNL system using NERSC Cori and will cover the following topics: available compute nodes, filesystems and runtime environment. We will introduce the batch environment - slurm - and walk through writing, submitting and monitoring a job. We will then introduce the software environment and work through building and running a simple application. Finally, we will touch on some more advanced aspects of running jobs on Cori, such as task and process placement.
10:00 a.m. - 12:00 p.m. - The KNL Memory Hierarchy: Unique Features and Challenges - provider: TBD The memory hierarchy on most existing systems consists of various levels of CPU caches and the main system memory. Intel’s Second-Generation Xeon Phi (a.k.a. Knights Landing) architecture, powering NERSC’s Cori, features a novel memory hierarchy. In addition to the CPU caches there are two levels of main memory: a 16 GB high-bandwidth in-package memory and off-package DRAM with lower bandwidth and larger capacity. Moreover, the user can choose to use the in-package memory as a cache, explicitly manage which data resides there, or some combination of both. During this session participants will learn about this unique memory configuration and learn, through hands-on examples, how the different memory modes can affect application performance.
12:00 p.m. - 1:00 p.m. - lunch
1:00 p.m. - 3:00 p.m. - (Hackathon) Leveraging Burst Buffer on Cori - provider: TBD
Burst Buffer technology is now being deployed on major supercomputing systems. In this tutorial we will introduce how Burst Buffers have been configured on Cori at NERSC and discuss briefly early experience with Burst Buffers from both a system and a user’s perspective. Attendees will be given access to Cori, NERSC’s newest supercomputer, and will use the Cori Burst Buffer in a series of exercises designed to demonstrate the IO capabilities of the SSD storage at scale, as well as some of the limitations.
3:00 p.m. - 3:15 p.m. - Break
3:15 p.m. - 5:00 p.m. - (Hackathon) Optimization Challenge on Cori - provider: TBD
This advanced, hands-on session is designed to teach participants concepts and strategies for optimizing applications on exascale-like HPC architectures. Attendees will learn to profile a short HPC code with Intel and Cray optimization tools to identify hotspots, bottlenecks and areas to parallelize. Participants will then get a chance to optimize the code on the Intel Xeon Phi Cori system at NERSC. The team with the fastest version at the end of the day will earn eternal glory in CSGF history (and perhaps a small prize).
Saturday Session signups for registered conference attendees will open on July 15th[ UPDATED]
For questions regarding Computation on an Intel Xeon Phi contact us.